, which are much higher than those of FETs based on CVD polycrystalline MoS 2 films. By avoiding the detrimental effects of the grain boundaries and the contamination introduced by the transfer process, the quality of the CVD MoS 2 atomic layers deposited directly on SiO 2 is comparable to or better than the exfoliated MoS 2 flakes. The result shows that CVD is a viable method to synthesize high quality MoS 2 atomic layers. The single-layer (SL) graphene has a linear Dirac-like band structure with no bandgap, which leads to the formation of massless Dirac fermions with remarkable electronic properties, e.g., an effective speed of light v F % 10 6 ms -1 and a room temperature mobility of 200 000 cm 2 V À1 s
À1
. However, the lack of a bandgap also limits the application of graphene. Recently, transition metal dichalcogenides (TMDs), in particular, molybdenum disulfide (MoS 2 ), have attracted a lot of attention. The bulk MoS 2 is a semiconductor with an indirect bandgap of $1.3 eV, and the SL MoS 2 has a direct bandgap of $1.8 eV. 1 5 The lower than expected mobility is partially due to the long ranged charge disorder or short ranged disorder caused by chemical bonding or roughness at the interfaces. 6 Furthermore, the mechanical exfoliation process cannot be scaled up for practical applications.
Only recently, large-area of SL and few-layer MoS 2 films have been synthesized by chemical vapor deposition (CVD), 7, 8 sulfurization of MoO 3 , 9 or thermolysis of (NH 4 )MoS 4 .
10 CVD has been demonstrated as the most practical method of synthesizing large-area and high quality graphene, 11 boron nitride, 12 and boron carbon nitride nanosheets. 13 However, devices fabricated from these polycrystalline MoS 2 films are still substantially inferior to their exfoliated counterparts. 2, 14 One possible cause of the degradation of performance is the detrimental effects of the grain boundaries, which can be avoided in the case of graphene by going to a seeded growth single-crystal array approach by CVD to place graphene grains at predetermined locations where devices will be located. 15 In this paper, we report the construction of field-effect transistors (FETs) based on single-crystal bilayer and fewlayer MoS 2 grains. SL, bilayer, and few-layer grains with sizes up to 20 lm were synthesized directly on SiO 2 by CVD. Bilayer and few-layer FETs offer higher on-state current than the SL-MoS 2 FET while maintaining high on/off current ratios. 3 2 grains were synthesized in a conventional horizontal quartz tube furnace with sulfur and MoO 3 powders as source materials. The MoO 3 (0.1 g, Alfa, 99.5%) was placed in an alumina boat and loaded into the center uniform-temperature zone of the furnace. However, we found the residues deposited on the wall of the quartz tube furnace also contribute to the subsequent MoS 2 growth, which is not the focus of this paper and will be discussed in detail in another paper.
A piece of Si wafer with 300 nm SiO 2 layer was put downstream in a separate boat as substrate. Another alumina boat with 0.4 g sulfur (Alfa, 99.5%) was placed upstream in a low-temperature zone. Before growth, the furnace was evacuated down to $70 mTorr and back-filled with Ar gas to ambient pressure. In the flow atmosphere of 100 sccm Ar, the furnace was heated to 700 C at the center zone in 60 min subsequently up to 1100 C in 130 min. The temperature of the sulfur and the substrate was increased concurrently to $100 C and $700 C, respectively. After 20 min, the furnace was cooled down naturally to room temperature. Raman spectroscopy is used as a non-destructive method to characterize crystalline quality and thickness of MoS 2 grains. Representative Raman spectra of SL and bilayer MoS 2 grains are shown in Fig. 1(a À1 in our system. In Fig. 1(b) , a typical photoluminescence (PL) spectrum of the bilayer grain presents two emission peaks at 676 nm and 630 nm, known as A1 and B1 direct excitonic transitions, respectively. 18 The PL result is also consistent with recent studies of large-area CVD MoS 2 films. 7, 9 The individual MoS 2 grains were first visually inspected and selected under an optical microscope, and their positions were recorded with respected to predefined marks. The numbers of MoS 2 layers of individual grains were determined by Raman spectroscopy. Subsequently, MoS 2 grains were fabricated into back-gated FETs with the standard microelectronics processes following steps similar to those described in Ref. 19 . The patterned drain and source metal contact electrodes of 45 nm Pd (on top of a 5 nm adhesion layer of Cr) were fabricated on the selected MoS 2 grains by electronbeam lithography and a lift-off process. À6 Torr) in a Lakeshore TTP6 cryogenic probe station. Figure 3 (b) shows the drain current I DS at fixed drainsource voltage, V DS ¼ þ500 mV, as a function of the applied back-gate voltage V G , for the device shown in Fig. 3(a) . The device is an n-channel normally on FET. The field-effect mobility is determined using the formula: l ¼ (L/WC ox )DG/ DV G , 20 where G ¼ I DS /V DS is the conductance and DG/DV G ¼ (1/V DS )(DI DS /DV G ) is determined from the slope of a linear-fit of the data with the back-gate voltage ranges from V G ¼ þ80 V to V G ¼ þ100 V. L ¼ 1 lm is the length and W ¼ 3.6 lm is the width of the MoS 2 channel determined from Fig. 3(a) In Fig. 3(c) , the drain current I DS is re-plotted on a logarithmic scale as a function of V G . At V G ¼ À100 V, the MoS 2 channel of the FET is pinched off with an off-state I DS < 0.1 pA. The on-state I DS is >30 lA with V G ¼ þ100 V. The corresponding on/off current ratio is 4 Â 10 8 , which is higher than the $10 4 on/off current ratio reported for CVD polycrystalline MoS 2 films 7 and comparable to the $10 8 of the exfoliated SL-MoS 2 flakes. 2 Figure 3(d) shows the room temperature transfer characteristics of the FET, i.e., the dependence of drain current on the back-gate voltage at various drain-source voltages. Due to the thick SiO 2 back-gate dielectric, no drain current saturation is observed. For comparison, another back-gated FET with a few-layer (<5 layers) MoS 2 channel was also fabricated, the mobility is also $17 cm 2 V À1 s
, while the on/off current ratio might be slightly lower, but still >10 , and the on/off current ratio was in the range of 10 5 -10 7 . 22 Our results are consistent with their findings. It is well known that the best reported mobility of graphene on SiO 2 is limited to 10 000 cm 2 ) and low subthreshold swing ($70 mV per decade). 2 Thus, in addition to fundamental scientific interests, MoS 2 FETs could be an attractive candidate for low power electronics, e.g., thin-film transistors (TFTs) in the next generation high-resolution liquid crystal (LCD) or organic lightemitting diode (OLED) displays. 24 In conclusion, we report the electrical characteristics of back gated FETs fabricated on single-crystal MoS 2 grains synthesized by CVD on SiO 2 . A FET with a bilayer MoS 2 channel has a mobility $17 cm 2 V À1 s À1 and an on/off current ratio $10 8 , while the FET with a few-layer MoS 2 channel exhibits comparable mobility but slightly lower on/off current ratio. Another order of magnitude improvement of mobility is expected by dielectric engineering to reduce the Coulomb effect. The results suggest that CVD is a viable method to synthesize high quality MoS 2 grains with performance comparable to the best mechanically exfoliated MoS 2 flakes, and MoS 2 FETs are promising candidates for low power electronics. . (c) Drain-source current I DS plotted in logarithmic scale as a function of back-gate voltage V G at fixed drain-source bias voltage V DS ¼ þ500 mV. The optimized current preamplifier gain used in the measurement: 100 pA/V for V G ¼ À100 V to À90 V, 10 nA/V for V G ¼ À89 V to À80 V, 500 nA/V for V G ¼ À79 V to À40 V, and 10 lA/V for V G ¼ À40 V to þ100 V. (d) Drain-source current I DS as a function of back-gate voltage V G at drain-source bias voltages V DS ¼ þ500 mV, ¼þ400 mV, ¼þ300 mV, ¼þ200 mV, and ¼þ100 mV.
